SUMMARY This paper describes the design and development of a module generator for a dual-rail PLA with embedded 2-input logic cells for 0.35 µm CMOS technology. In order to automatically generate logic-cell based PLA layouts from circuit specifications, a module generator as a design automation tool of logic-cell based PLA is developed with a structural improvement. This module generator is based on a timing-driven design methodology and consists of logic synthesis, transistor sizing and logic cell generation, stimulus generation, HDL model generation parts. This generator uses a design constraint to achieve a flexible transistor sizing in a logic cell generation part. In addition, generated logic cells can be easily adapted to a layout generator. The layout is generated by using 0.35 µm, 3-metal-layer CMOS technology. Moreover, an HDL model generator is developed to create delay behavior models easily and quickly with precise timing parameters. The design complexity which is becoming an important issue for VLSI circuits can be reduced partially and human caused errors are minimized by module generator. A PLA layout in GDS-II form and an HDL model behavior of a Boolean function which has 64-bit input, 1-bit output and 220 product term can be generated within 8 minutes on a SunUltraSPARC-III 900 MHz processor. A very short time is required to compile the module, and this makes it feasible for designers to try many different design configurations in order to get the better one.
Introduction
Since their introduction in 1970, programmable logic arrays have been used in large-scale integration chips, due to PLAs' providing regularity, programmability and flexibility. Recently, PLAs have received renewed interest as a logic implementation style for high-performance design. The IBM 1 Gigahertz processors [1] utilized PLAs to implement control logic. The stated reasons of this choice were high speed and the ability to quickly implement.
The design methodology using PLAs does not require the iteration of the design process because the structured arrays give predictable area, delay, and power consumption early in design process, which is quite an attractive feature for the modern GHz circuits design [2] , [3] .
Design complexity of the VLSI systems is increasing with the increase of the circuit elements in a single chip. Therefore, the design complexity is becoming one of the most important issues in circuit design. With the increasing complexity of VLSI circuits, there is a need for user- configurable functional blocks such as PLA generator. A PLA generator allows designers to select the exact configurations needed for their system without having to design their own circiuts. Designers can select the functions needed from a library and put them together as a part of their chip. Automatic generation tools have been widely used and will be used in micro-electronic industry. This paper demonstrates the development of a PLA module generator to overcome the design complexity as a plus to the PLA's regular structure. An automatic generation is necessary for quick and exact transistor layout and HDL model generation, so that the design complexity can be reduced partially and human errors are minimized. Again with the consideration of the design complexity in mind, a delay generator is proposed instead of the chain of sized inverters used in [4] , because designing a chain of sized inverters according to a desired timing margin would increase the design complexity.
The logic-cell based PLA module generator introduces the following new objects. a. Develop a CAD tool for 2-input logic-cell based PLA design.
b. Build a framework that allows to a flexibility between delay and area by providing timing-driven automatic transistor sizing.
c. Make a structural improvement by using a delay generator with the concern of a desired timing margin. Section 2 presents the PLA structure which is used in generation. Section 3 introduces the proposed module generator and its specifications. Experimental results are given in Sect. 4 with conclusions in Sect. 5. Figure 1 shows the PLA structure. In addition to the conventional PLAs, this PLA utilizes optionally 2-input logic cells in each of the planes. The present PLA is utilizing dual-rail inputs, X i and X i . The 2-input logic cells can realize any 2-input Boolean function and are embedded in a dual-rail PLA. The 2-input logic cells can be realized by reconnecting some local wires, thus there is almost no effect on delay and area when it is compared with the conventional AND/OR cells. The reduction of the number of product terms leads to the reduction of the area, so that high-speed and low power operation is achieved. Virtual Ground, VG is provided to reduce the voltage swing of the bit-lines. The PC signals precharges and equalizes the bit-lines. PC discharges the BL every read-out cycle. The SAE signal activates and isolates the sense amplifier from the bit-lines in order to reduce the load capacitance. The purpose of the dummy transistor, whose the gate terminals are connected to ground, is to balance the load capacitance and the leakages current of bit lines.
Brief Review of the Target LC-PLA [4]
The timing diagram of the control signals is shown in Fig. 4 . The column circuit operates in two phases. In phase-1, the PC signals, X 1 to X n and their negations are low. Thus, the bit-lines are precharged high and equalized. At that time VG node is discharged to low. Phase-2 starts when the PC signal becomes high and the primary inputs are activated. In the phase-2, BL is pulled down by charge sharing with VG node through the reference cell every cycle. When at least one of the primary inputs is high and at least one of the logic cells pulls BL down, the voltage potential of BL becomes lower than the voltage potential of BL. Otherwise BL stays high. In the case of one logic cell discharging, the discharge speed of BL is twice of the discharge speed of BL. This is because the device size of the reference cell is 0.5 W. This half-size device is provided to avoid the meta-stable condition, which may be caused when there is no pull-down path on BL. On the other hand, when all the primary inputs are low, BL stays high and BL is discharged through VG. The SAE signal is activated when the developed voltage difference between the bit-lines becomes larger than the designed sense voltage which takes the worst case of considerable noise margin and process variations into account. The performance comparison with the other implementation styles is shown in Table 1 . The proposed PLA circuit was designed using a 0.35 µm, 3-metal-layer CMOS technology with a supply voltage of 3.3 V. The example circuits have a 64-bit input and a 1-bit output.
Design Method of PLA Module Generation
An automatic tool is developed to efficiently characterize and generate logic-cell based PLA. This PLA module generator needs given target delay and a personality matrix as input data. Beside these inputs it needs process information, such as design rules, physical layout parameters and transistor models, which are not entered from the generator screen but included from data files while generation. Personality matrix includes the desired function to be implemented. The module generator provides an environment for the characterization and generation. It creates a layout, after extraction of the layout it creates a netlist with parasitic parameterss which is then run through HSPICE simulator to obtain the required timing information. The timing measurements are done automatically through PLA module generator. The extracted data is then fitted into HDL behavior model. The HDL behavior model without delay parameters is directly generated from a personality matrix described in 3.1. Layout in GDS-II format and a timing annotated HDL behavior model are the outputs of the generator. The generator is potentially able to build every size of logic-cell based PLA. However, the circuit delay increases in proportion to the number of input signals and thus becomes large due to a large bit-line capacitance in high data bandwidth processing such as 128-bit systems, we confirmed correct logic operation for upto 64-input system. This PLA module generator consists of five different parts which are listed at the below. Figure 5 shows the flow chart of the PLA module generation. Interest area of this work consists of last four modules. Logic synthesis part for generating personality matrix has been already published [5] .
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Personality Matrix
The personality matrix is the output of the logic synthesizer [5] . The purpose of logic synthesis is to minimize the number of product terms needed. The basic idea of synthesizer is, finding 2-input logic terms contained in a given Boolean function, therefore, a logic function which is suitable for a logic cell based PLA can be obtained from the output of the logic synthesizer. For example, equation 1 and equation 2 are Boolean expressions, after the transformation they can be expressed as in equation 3 and equation 4. Personality matrix format of these equations are shown in Fig. 6 .
(1)
Below is the transformed expressions generated by synthesizer.
Personality matrix utilizes the symbols in Table 2 . These symbols correspond to basic logic cells shown in Fig. 7 and the output functions of these basic logic cells are also expressed in Table 2 . This personality matrix format is configuration in the OR plane.
Transistor Sizing and Basic Cell Generation
Transistor sizing module determines optimal transistor sizes of basic logic cells to satisfy a given delay specification. Process information is the another parameter for determining the transistor sizes. The module performs equationbased transistor sizing to achieve a given delay goal.
Transistor sizing is applied to basic logic cells, reference cell and driver circuits for the basic logic cells. Sense amplifier part is isolated by SAE from the upper part of column circuit and it is already designed in the optimum size, therefore, it is not necessary to change the size of transistors used in sense amplifier according to the transistor sizing of basic logic cells. All the transistors in the logic array have the same transistor size. The reference cell transistor's size is set to the half of the basic logic cell transistor's size. As for the driver ciruits, we prepared two circuits with different drivabilities; high drivability and low drivability. The selection of the driver curcuit is depending on the basic logic cell transistor size. When the basic logic cell size is bigger than 2.5 µm the input driver which has high drivability is selected. Figure 8 shows the relation between circuit delay from clock to output and transistor size of basic logic cells. This graph is obtained from the simulation results of 64-bit input PLA. Delay offset is also calculated for a given PLA. The equations used for delay offset calculations are derived from the post layout simulations, too. Delay is normalized by an inverter delay. 1 inverter delay is equal to about 100 ps for 0.35 µm process technology. The larger size of the logic cell transistors, the smaller the circuit delay. Desired delay is given from the generator screen, according to this delay transistor size will be decided. On the other hand, when area is an issue for designer, suitable transistor size can be determined by changing the delay according to the data represented in Fig. 8 .
Through the transistor sizing module the target delay is achieved while minimizing the chip area. Generated layouts are stored in a library. The next step is layout generation for the generation of the other circuit elements and the placement of all the circuit elements.
Layout Generation
The layout generator needs process information and personality matrix as inputs. It has a two-step process. The first process is the generation of the circuit elements. Sense amplifier, precharge and equalization circuit, control signals generator, delay generator circuit, dummy cell of delay generator, VG controller, VDD and GND circuits are generated in the layout generation module. These elements can be seen in Fig. 9 .
In the circuit in [4] , a sense amplifier activation pulse is generated from a chain of sized inverters. However designing a chain of sized inverters according to a desired timing margin makes the design complex. To reduce the design complexity, a delay generator is proposed. Delay generator composed of dynamic circuits with dummy cells, as shown in PLA configuration. The dummy cell of the delay generator is designed in the minimum size in order to generate an enabling signal to the AND plane and OR plane. The delay from the PC signal to the SAE signal depends on the number of dummy cells in a delay generator. The number of dummy cells in a delay generator is determined so that sense amplifiers are activated when the developed voltage difference between the maximally loaded bit-lines becomes larger than the designed sense voltage. The relationship between the generated delay and the number of dummy cells is shown in Fig. 10 . A delay generator has the linearity in delay with respect to the number of dummy cells. The delay value per a dummy cell is 5.24 ps. A desired timing signal can be generated by chaning the number of dummy cells. By using this feature, a delay generator can be easily characterized.
The second process step is the placement of the circuit elements. Personality matrix shows the circuit configuration. Placement will be done according to this configuration. Given design rules and the size information of the circuit elements are the two other important factors on placement. Due to the regular nature of the logic cells the complete generation process is automated with efficient space and time usage.
Stimulus Generation
Stimulus generation is one of the process steps, at which the shape of the input waves is designed. Three kind of data are necessary for this step, input data, netlist data and technology model file. The input signals and the clock signal are generated in the stimulus module. SAE, PC and PC signals are generated from the clock signal then passed to the HSPICE simulation module. Timing parameters, such as delay, set-up time, hold time, are derived through the layout generation and placement module, circuit extraction module and HPSICE simulation module. These delay parameters are used in the HDL behavior model generator.
HDL Behavior Model Generation
Our final target is to create a Verilog HDL model code of a given boolean function. The HDL model generation module needs a personality matrix data and timing information. A timing-annotated HDL behavior model is the output of this module which includes set-up time and hold time data in addition to a circuit delay. HDL behavior model is generated by writing the logical expression of personality matrix, automatically. The maximally loaded path is detected and the logical expression of the maximally loaded path is generated for the maximum delay. The circuit delay described in an HDL behavior model shows the propagation delay of all the output signals because the output signals are generated by activating sense amplifiers thus there is no skew between For the calculation of hold time, the output signal becomes high when the voltage difference between maximally loaded bit-lines becomes larger than a decided sense voltage. Thus inputs must be stable before that time. Set up time depends on the drive capability of the input drivers. Figure 11 shows an example of HDL behavior model which represents a circuit configuration given by the personality matrix in Fig. 6. 
Experimental Results
A PLA module generator with 2-input logic cells has been designed and implemented on a Sun UltraSPARC-III MHz processor. The image of the module organization in Fig. 5 can be seen in Fig. 12 . " Table File" and "Delay" are the inputs of module generator, and they are given by the user. The outputs can be seen from the lower window on the screen. Figure 13 shows a generated PLA layout in GDS-II form. Timing-annotated HDL behavior model of personality matrix in Fig. 6 was shown in Fig. 11 . The necessary timing parameters such as delay, and hold time are obtained from the post-layout simulations using HSPICE.
This module generator was applied to some logic circuits which are used as an example in Table 3 . The circuits were designed using a 0.35 µm, 3-metal-layer CMOS technology with a supply voltage of 3.3 V. Table 3 shows the circuit delay and CPU time of PLA generation in three different circuits. The results show that even the biggest circuit can be generated in 8 minutes. Figure 14 shows the relation between the circuit delay and area which were obtained by traversing transistor size spaces in the example circuits. The results show that for larger PLAs, the generator allows In addition, to analyze the circuit characteristics, performance and area evaluations were performed by using the PLA module generator. Table 4 shows the comparison between standard-cell based design and logic-cell based PLA on the math PLA benchmark circuits [8] . Each circuit was designed using a 0.35 µm, 3-metal-layer CMOS technology with a supply voltage of 3.3 V. Logic synthesis of the standard-cell based design was performed using Synopsys Design Compiler and placed and routed using Synopsys Apollo. The delay and power characteristics were obtained from the timing and power analysis of Synopsys Design Compiler. The area characteristics were obtained from physical layouts. On the other hand, the logic-cell based compilations were performed to minimize the circuit delay. The delay and power characteristics were obtained from post-layout simulations using HSPICE. The area characteristics were obtained from physical layouts.
The results show that logic-cell based PLA requires on average 3.29 times the area of the standard based design. The reason of that ratio is dual-rail structure design. The delay of logic-cell based PLA is 0.56 times on average. The reasons of that ratio are high speed-capability of sense amplifier, 2-level logic implementation with 2-input logic cells and area-delay optimization feature of module generator. Also the worst case delay of logic-cell based PLA can be easily obtained from the delay of the basic circuit with a maximally loaded bit-line. This feature of LCPLA makes the circuit delay predictable early stages of design process, thus it has a possibility of eliminating the timing closure problem which is becoming an important issue for deep submicron designs. The power consumption of logic-cell based PLA is on average 1.75 times that of the standard-cell based design. The reason of that ratio is the input signal wires and bit-line capacitances are charged and discharged every cycle. The power delay PD product of logic-cell based PLA is on average 0.913 times that of the standard-cell based design.
Conclusions
A PLA module generator has been developed which combines the logic synthesis for the dual-rail PLA with embedded 2-input logic cells and its layout circuit design, as a design automation tool. The PLA module generator is based on a timing-driven design methodology using automatic transistor sizing. A generated layout and a behavior model with 64-bit inputs and 220 product terms were obtained within 8 minutes on a Sun UltraSPARC-III 900 MHz processor. The design complexity which is becoming a serious issue for deep sub-micron design can be reduced partially by automatic generation. Also because of automatic generation, an error free design can be achieved. The generator performs equation-based transistor sizing to achieve a desired delay goal and allows a wide range of performance to be traded for area. The framework and procedure of the generator are much easier than those of the conventional 
